

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/620,575	07/17/2003	Jang-Jin Yoo	8733.418.10	8871	
7590 03/24/2005 MCKENNA LONG & ALDRIDGE LLP Song K. Jung			EXAMINER		
			RUDE, TIMOTHY L		
1900 K Street, 1			ART UNIT PAPER NUMBER 2883		
Washington, D	C 20006				
			DATE MAILED: 03/24/2005	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

			$\overline{}$			
	Application No.	Applicant(s)	m			
	10/620,575	YOO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Timothy L. Rude	2883				
The MAILING DATE of this communication appeared for Reply	pears on the cover sheet with the o	correspondence addre	ss			
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tir ly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this comm D (35 U.S.C. § 133).	unication.			
Status						
1) Responsive to communication(s) filed on 21 £	December 2004.					
2a)☐ This action is FINAL. 2b)☒ This	s action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.				
Disposition of Claims		-				
4)⊠ Claim(s) <u>18-20,30,33 and 34</u> is/are pending in	the application.					
4a) Of the above claim(s) is/are withdra						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>18-20,30,33 and 34</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	or election requirement.					
Application Papers						
9) The specification is objected to by the Examine	er.					
10) The drawing(s) filed on is/are: a) acc	cepted or b) objected to by the	Examiner.				
Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correc	tion is required if the drawing(s) is ob	jected to. See 37 CFR	1.121(d).			
11) The oath or declaration is objected to by the Ex	xaminer. Note the attached Office	Action or form PTO-	152.			
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document)-(d) or (f).				
2. Certified copies of the priority document						
3. Copies of the certified copies of the prior	·	ed in this National Sta	nge .			
application from the International Burea	• • • • • • • • • • • • • • • • • • • •					
* See the attached detailed Office action for a list	of the certified copies not receive	ed.				
Attachment(s)		(DTO 445)				
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	4)		2)			

DETAILED ACTION

Claims

1. The specification and claims 18-20, 33, and 34 are amended.

Claim Objections

2. The prior objection to claim 18 is withdrawn.

Claims 18, 19, 33, and 34 are objected to because of the following informalities:

The recitation "common electrodes have discontinuous portions" is unclear because a discontinuous line is most commonly a dashed line or a dotted line, and such a structure would render the discontinuous portions electrically (ohmicly) isolated. For examination purposes said recitation will be considered -- common electrodes have a portion that does not continue all the way across the pixel region --. Appropriate correction is required.

Please note Applicant's IDS reference, Suzuki et al (Suzuki) USPAT 6,452,657 is considered Prior Art to at least some claim limitations of the instant Application. It is respectfully pointed out that Suzuki teaches a checkered pattern of pixel electrodes that have gaps between opposed pixel electrode parts and common electrodes that have gaps between opposed common electrode parts (Figure 7).

Applicant might consider initiating an interview request to discuss proposed claim language to preclude application of Suzuki or the like. Examiner is aware of much prior

art pertinent to comb electrode checkered patterns, gaps, dielectric frames, etc. Claims need to be rather carefully drafted to avoid all such prior art.

Claim Rejections - 35 USC § 102


The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 18-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al (Lee) USPAT 6,266,118 B1.

As to claim 18, Lee discloses (Abstract, Title, entire patent and first embodiment) an array substrate for an IPS-LCD device (col. 6, line 35 through col. 9, line 54), comprising:

Art Unit: 2883



a substrate; a gate line, 21, on the substrate; a data line, 22, perpendicular to the gate line; a thin film transistor, 28, at a crossing portion between the gate and data lines; a common line, 25, parallel to the gate line; a plurality of common electrodes, 24a, and its

Art Unit: 2883

counterpart on the left, extending perpendicular to the common line, the plurality of common electrodes being divided into first and second portions of respective first and second domains [multiple common electrode portions in upper and lower domains]; a plurality of pixel electrodes, 26c and 26b, arranged alternately with the plurality of common electrodes, the plurality of pixel electrodes being divided into first and second portions of the respective first and second domains [multiple pixel electrode portions in upper and lower domains]; an auxiliary common electrode, 24c, perpendicularly contacting each of the common electrodes; and an auxiliary pixel electrode, 26d, perpendicularly contacting each of the pixel electrodes; wherein the auxiliary pixel electrode is spaced apart from the auxiliary common electrode; and the pixel electrodes are on a same layer as said auxiliary pixel electrode, and wherein the plurality of common electrodes have a portion, 24d, that does not continue all the way across the pixel region.

As to claim 19, Lee discloses (Abstract, Title, entire patent and first embodiment) an array substrate for an IPS-LCD device (col. 6, line 35 through col. 9, line 54), comprising: a substrate; a gate line, 21, on the substrate; a data line, 22, perpendicular to the gate line; a thin film transistor, 28, at a crossing portion between the gate and data lines; a common line, 25, parallel to the gate line, the common line including first and second auxiliary common lines, 24a, and its counterpart on left, perpendicular to the common line; a plurality of common electrodes, 24b and 24c, extending perpendicular to the first and second auxiliary common lines, the plurality of common

electrodes being divided into first and second portions of respective first and second domains [multiple common electrode portions in upper and lower domains]; a plurality of pixel electrodes, 26a and its counterparts, arranged alternately with the plurality of common electrodes, the plurality of pixel electrodes being divided into first and second portions of the respective first and second domains [multiple pixel electrode portions in upper and lower domains]; an auxiliary common electrode, 24a (dual purpose), perpendicularly contacting each of the common electrodes; and an auxiliary pixel electrode, 26b, perpendicularly contacting each of the pixel electrodes, wherein the auxiliary pixel electrode is spaced apart from the auxiliary common electrode, and wherein the plurality of common electrodes have a portion, 24d, that does not continue all the way across the pixel region.

Please note that Applicant's "being divided into first and second portions of the respective first and second domains" is not explicitly defined in the specification, and the description of Applicant's "being divided into first and second portions of the respective first and second domains" and the broad interpretation of same are considered met by the structure of Lee.

As to claim 20, Lee discloses (Abstract, Title, entire patent and first embodiment) an array substrate for an IPS-LCD device (col. 6, line 35 through col. 9, line 54), comprising: a substrate; a gate line, 21, on the substrate; a data line, 22, perpendicular to the gate line; a thin film transistor, 28, at a crossing portion between the gate and data lines; a common line, 25, parallel to the gate line, the common line including a

plurality of common electrodes, 24d, 24a, and its counterpart on the left, extending perpendicular to the common line; a plurality of pixel electrodes, 26c and its counterpart on the right, arranged alternately with the plurality of common electrodes; and a plurality of auxiliary electrodes, 24b, 24c, and 26d, connecting the plurality of common and pixel electrodes to form a multi-domain having a checkered pattern.

Please note that Applicant's "checkered pattern" is not explicitly defined in the specification, and the description of Applicant's "checkered pattern" and the broad interpretation of same are considered met by the structure of Lee.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to

Art Unit: 2883

consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).


4. Claims 33 and 34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee in view of Hirakata et al (Hirakata) USPAT 5,977,562.

As to claim 33, Lee discloses (Abstract, Title, entire patent and first embodiment) an array substrate for an IPS-LCD device (col. 6, line 35 through col. 9, line 54), above comprising: a substrate; a gate line on the substrate; a gate insulating layer over the gate line; a data line perpendicular to the gate line; a thin film transistor at a crossing portion between the gate and data lines; and a common line parallel to the gate line, the common line including first and second auxiliary common lines perpendicular to the common line; a plurality of common electrodes extending perpendicular to the first and second auxiliary common lines, the plurality of common electrodes being divided into first and second portions of respective first and second domains [multiple common electrode portions in upper and lower domains]; an auxiliary common electrode perpendicularly contacting each common electrode; and an auxiliary pixel electrode perpendicularly contacting each of the pixel electrodes; wherein the auxiliary pixel electrode is spaced apart from the auxiliary common electrode; and wherein the pixel electrodes are arranged alternately with the common electrodes, the plurality of pixel electrodes being divided into first and second portions of the respective first and second domains [multiple pixel electrode portions in upper and lower domains], and wherein the

plurality of common electrodes have a portion, 24d, that does not continue all the way across the pixel region.

Lee does not explicitly disclose a first passivation layer over the gate insulating layer, the data line and thin film transistor; a plurality of pixel electrodes on the first passivation layer; a second passivation layer over the pixel electrodes; a common line on the second passivation layer.

Hirakata teaches in the fourth embodiment (col. 8, line 56 through col. 9, line 34) a dielectric film, 205 (Applicant's first passivation layer), over the gate insulating layer, the data line and thin film transistor; a plurality of pixel electrodes, 321, on the first passivation layer; a second dielectric film, 206 (Applicant's second passivation layer), over the pixel electrodes; a common line, 322, on the second passivation layer to comprise a structure with increased aperture ratio (col. 8, lines 57-59).



Hirakata is evidence that ordinary workers in the art of liquid crystals would find the reason, suggestion, or motivation to add a first passivation layer over the gate insulating layer, the data line and thin film transistor; a plurality of pixel electrodes on the first passivation layer; a second passivation layer over the pixel electrodes; a common line on the second passivation layer to comprise a structure with increased aperture ratio.

Therefore, it would have been obvious to one having ordinary skill in the art of liquid crystals at the time the invention was made to modify the LCD of Lee with the first passivation layer over the gate insulating layer, the data line and thin film transistor; a plurality of pixel electrodes on the first passivation layer; a second passivation layer over the pixel electrodes; a common line on the second passivation layer of Hirakata to comprise a structure with increased aperture ratio.

Please note that Applicant's "being divided into first and second portions of the respective first and second domains" is not explicitly defined in the specification, and the description of Applicant's "being divided into first and second portions of the respective first and second domains" and the broad interpretation of same are considered met by the structure of Lee in view of Hirakata.

As to claim 34, Lee discloses (Abstract, Title, entire patent and first embodiment) an array substrate for an IPS-LCD device (col. 6, line 35 through col. 9, line 54), above comprising: a substrate; a gate line on the substrate; a gate insulating layer on the gate line; a data line perpendicular to the gate line; a thin film transistor at a crossing portion

between the gate and data lines; a plurality of pixel electrodes, the plurality of pixel electrodes being divided into first and second portions of the respective first and second domains [multiple pixel electrode portions in upper and lower domains]; a common line parallel to the gate line; a plurality of common electrodes perpendicular to the common line and arranged alternatively with the pixel electrodes, the plurality of common electrodes being divided into first and second portions of respective first and second domains [multiple common electrode portions in upper and lower domains]; an auxiliary common electrode perpendicularly contacting each of the common electrodes; and an auxiliary pixel electrode perpendicularly contacting each of the pixel electrodes; wherein the auxiliary pixel electrode is spaced apart from the auxiliary common electrode, and wherein the plurality of common electrodes have a portion, 24d, that does not continue all the way across the pixel region.

Lee does not explicitly disclose a first passivation layer over the gate insulating layer, the data line and thin film transistor; a plurality of pixel electrodes on the first passivation layer; a second passivation layer over the pixel electrodes; a common line on the second passivation layer.

Hirakata teaches in the fourth embodiment (col. 8, line 56 through col. 9, line 34) a dielectric film, 205 (Applicant's first passivation layer), over the gate insulating layer, the data line and thin film transistor; a plurality of pixel electrodes, 321, on the first passivation layer; a second dielectric film, 206 (Applicant's second passivation layer), over the pixel electrodes; a common line, 322, on the second passivation layer to comprise a structure with increased aperture ratio (col. 8, lines 57-59).

Application/Control Number: 10/620,575 Page 12

Art Unit: 2883

Hirakata is evidence that ordinary workers in the art of liquid crystals would find the reason, suggestion, or motivation to add a first passivation layer over the gate insulating layer, the data line and thin film transistor; a plurality of pixel electrodes on the first passivation layer; a second passivation layer over the pixel electrodes; a common line on the second passivation layer to comprise a structure with increased aperture ratio.

Therefore, it would have been obvious to one having ordinary skill in the art of liquid crystals at the time the invention was made to modify the LCD of Lee with the first passivation layer over the gate insulating layer, the data line and thin film transistor; a plurality of pixel electrodes on the first passivation layer; a second passivation layer over the pixel electrodes; a common line on the second passivation layer of Hirakata to comprise a structure with increased aperture ratio.

Please note that Applicant's "being divided into first and second portions of the respective first and second domains" is not explicitly defined in the specification, and the description of Applicant's "being divided into first and second portions of the respective first and second domains" and the broad interpretation of same are considered met by the structure of Lee in view of Hirakata.


5. Claim 30 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lee in view of Okamoto et al (Okamoto) USPAT 6,154,266.

As to claim 30, Lee discloses (Abstract, Title, entire patent and first embodiment) an array substrate for an IPS-LCD device (col. 6, line 35 through col. 9, line 54), comprising: a substrate; a gate line, 21, on the substrate; a data line, 22, perpendicular to the gate line; a thin film transistor, 28, at a crossing portion between the gate and data lines; a pixel region surrounded by the gate and data lines, the pixel region including first (upper) and second (lower) domains; transverse pixel and common electrodes disposed on the first domain and parallel to the gate line, the transverse pixel and common electrodes being alternately arranged; perpendicular pixel and common electrodes disposed on the second domain and perpendicular to the transverse pixel and common electrodes, respectively, the perpendicular pixel and common electrodes being alternately arranged.

Lee does not explicitly disclose an alignment layer having first and second rubbing directions, the first and second rubbing directions corresponding to the first and second domains, respectively.

Okamoto teaches (Abstract, Title, entire patent) an alignment layer having first and second rubbing directions, the first and second rubbing directions corresponding to the first and second domains, respectively (col. 3, lines 25-59) to enhance image quality by preventing dependence on the viewing angle in the vertical and right-and-left directions.

Art Unit: 2883



Okamoto is evidence that ordinary workers in the art of liquid crystals would find the reason, suggestion, or motivation to add an alignment layer having first and second rubbing directions, the first and second rubbing directions corresponding to the first and second domains, respectively, to enhance image quality by preventing dependence on the viewing angle in the vertical and right-and-left directions.

Therefore, it would have been obvious to one having ordinary skill in the art of liquid crystals at the time the invention was made to modify the LCD of Lee with the

alignment layer having first and second rubbing directions, the first and second rubbing directions corresponding to the first and second domains, respectively of Okamoto to enhance image quality by preventing dependence on the viewing angle in the vertical and right-and-left directions.

Please note that rubbing directions are relative to other variables of design, including polarizer angles and retarder angles. Therefore, it would be well known to those having ordinary skill in the art of liquid crystals at the time the claimed invention was made to arrange the rubbing directions to by symmetrical about a line parallel to the gate line as a function of polarizer angles and retarder angles.

6. Claim 30 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lee in view of Chen USPAT 6,097,463.

As to claim 30, Lee discloses (Abstract, Title, entire patent and first embodiment) an array substrate for an IPS-LCD device (col. 6, line 35 through col. 9, line 54), comprising: a substrate; a gate line, 21, on the substrate; a data line, 22, perpendicular to the gate line; a thin film transistor, 28, at a crossing portion between the gate and data lines; a pixel region surrounded by the gate and data lines, the pixel region including first (upper) and second (lower) domains; transverse pixel and common electrodes disposed on the first domain and parallel to the gate line, the transverse pixel and common electrodes being alternately arranged; perpendicular pixel and common

electrodes disposed on the second domain and perpendicular to the transverse pixel and common electrodes, respectively, the perpendicular pixel and common electrodes being alternately arranged.

Lee does not explicitly disclose an alignment layer having first and second rubbing directions, the first and second rubbing directions corresponding to the first and second domains, respectively.


Chen teaches (Abstract, Title, entire patent, Figures 5A and 5B) an alignment layer having first and second rubbing directions, the first and second rubbing directions corresponding to the first and second domains, respectively to enhance image quality by preventing dependence on the viewing angle in the vertical and right-and-left directions with a process as simple as possible [abstract].

Chen is evidence that ordinary workers in the art of liquid crystals would find the reason, suggestion, or motivation to add an alignment layer having first and second rubbing directions, the first and second rubbing directions corresponding to the first and second domains, respectively, to enhance image quality by preventing dependence on the viewing angle in the vertical and right-and-left directions.

Therefore, it would have been obvious to one having ordinary skill in the art of liquid crystals at the time the invention was made to modify the LCD of Lee with the alignment layer having first and second rubbing directions, the first and second rubbing directions corresponding to the first and second domains, respectively of Chen to enhance image quality by preventing dependence on the viewing angle in the vertical and right-and-left directions.

Application/Control Number: 10/620,575 Page 17

Art Unit: 2883



Please note that one of the two illustrated arrangements of Chen would be symmetrical about a line parallel to the gate line regardless of whether the gate line runs up and down, or left and right.

Response to Arguments

Applicant's arguments filed 23 November 2004 have been fully considered but they are not persuasive.

Applicant's ONLY arguments are as follows:

- 1) The auxiliary common electrode must contact each of the common electrodes.
 - 2) Lee fails to teach a checkered pattern.
- 3) Lee in view of Hirakata fails to disclose first and second portions of first and second domains.
 - 4) Okamoto nor Chen teach the claimed rubbing directions.

Application/Control Number: 10/620,575 Page 18

Art Unit: 2883

Examiner's responses to Applicant's ONLY arguments are as follows:

1) It is respectfully pointed out that the present broad claim language allows the presently applied prior art to read on the claims per rejections above. Please note that item 24c contacts each of 24a and its counterpart on the left in Figure 3. Existence of other electrodes is permitted because the claims are in comprising format.

- 2) It is respectfully pointed out that Applicant's illustrations and description in the specification do not preclude the pixel array of Lee to be considered to comprise a checkered pattern because Lee discloses two domains, similar to Applicant's Figure 12.
- 3) It is respectfully pointed out that Applicant's illustrations and description in the specification do not preclude the pixel array of Lee in view of Hirakata to be considered to comprise first and second portions of first and second domains because Lee discloses two domains (with arbitrary first and second portions), similar to Applicant's Figure 12.
- 4) It is respectfully pointed out that a reference may be relied upon for all it would have taught to one having ordinary skill [MPEP 2144.01]. This goes beyond specific teachings to include inferences which one skilled in the art would reasonably be expected to draw therefrom. Examiner considers the stated methods and motivations of either Okamoto and/or Chen to be more than sufficient to reasonably expect one skilled in the art to modify the device with Applicant's claimed rubbing directions as a matter of routine experimentation by one of ordinary skill in the art.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Timothy L. Rude whose telephone number is (571) 272-2301. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Frank Font can be reached on (571) 272-2415. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Timothy L Rude Examiner

Art Unit 2883

tlr

Supervisory Patent Examiner

Technology Center 2800